View M28256_141530.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

M28256
256 Kbit (32Kb x8) Parallel EEPROM with Software Data Protection
PRELIMINARY DATA
FAST ACCESS TIME: - 90ns at 5V - 120ns at 3V SINGLE SUPPLY VOLTAGE: - 5V 10% for M28256 - 2.7V to 3.6V for M28256-xxW LOW POWER CONSUMPTION FAST WRITE CYCLE: - 64 Bytes Page Write Operation - Byte or Page Write Cycle ENHANCED END of WRITE DETECTION: - Data Polling - Toggle Bit STATUS REGISTER HIGH RELIABILITY DOUBLE POLYSILICON, CMOS TECHNOLOGY: - Endurance >100,000 Erase/Write Cycles - Data Retention >10 Years JEDEC APPROVED BYTEWIDE PIN OUT ADDRESS and DATA LATCHED ON-CHIP SOFTWARE DATA PROTECTION
28
1
PDIP28 (BS)
PLCC32 (KA)
28
1
SO28 (MS) 300 mils
TSOP28 (NS) 8 x13.4mm
Figure 1. Logic Diagram
VCC
DESCRIPTION The M28256 and M28256-Ware 32K x8 low power Parallel EEPROM fabricatedwith STMicroelectronics proprietary double polysilicon CMOS technology. Table 1. Signal Names
A0-A14 DQ0-DQ7 W E G VCC VSS Address Input Data Input / Output Write Enable Chip Enable Output Enable Supply Voltage Ground
15 A0-A14
8 DQ0-DQ7
W E G
M28256
VSS
AI01885
January 1999
This is preliminary information on a new product now in developmentor undergoing evaluation . Detail s are subject to change without notice.
1/21
M28256
Figure 2A. DIP Pin Connections Figure 2B. LCC Pin Connections
AI01886 AI01887
Warning: NC = Not Connected, DU = Don't Use.
Figure 2C. SO Pin Connections
Figure 2D. TSOP Pin Connections
A14 A12 A7 A6 A5 A4 A3 A2 A1 A0 DQ0 DQ1 DQ2 VSS
1 2 3 4 5 6 7 M28256 8 9 10 11 12 13 14
28 27 26 25 24 23 22 21 20 19 18 17 16 15
AI01888
VCC W A13 A8 A9 A11 G A10 E DQ7 DQ6 DQ5 DQ4 DQ3
G A11 A9 A8 A13 W VCC A14 A12 A7 A6 A5 A4 A3
22
DQ1 DQ2 VSS DU DQ3 DQ4 DQ5 21 28 1 M28256 15 14 7 8
AI01889
A14 A12 A7 A6 A5 A4 A3 A2 A1 A0 DQ0 DQ1 DQ2 VSS
1 28 2 27 3 26 4 25 5 24 6 23 7 22 M28256 8 21 9 20 10 19 11 18 12 17 13 16 14 15
VCC W A13 A8 A9 A11 G A10 E DQ7 DQ6 DQ5 DQ4 DQ3
A6 A5 A4 A3 A2 A1 A0 NC DQ0
A7 A12 A14 DU VCC W A13 1 32 A8 A9 A11 NC G A10 E DQ7 DQ6 9 M28256 25 17 A10 E DQ7 DQ6 DQ5 DQ4 DQ3 VSS DQ2 DQ1 DQ0 A0 A1 A2
2/21
M28256
Table 2. Absolute Maximum Ratings (1)
Symbol TA T STG VCC V IO VI VESD Parameter Ambient Operating Temperature Storage Temperature Range Supply Voltage Input/Output Voltage Input Voltage Electrostatic Discharge Voltage (Human Body model)
(3) (2)
Value - 40 to 85 - 65 to 150 - 0.3 to 6.5 - 0.3 to VCC +0.6 - 0.3 to 6.5 4000
Unit C C V V V V
Notes: 1. Except for the rating "Operating Temperature Range", stresses above those listed in the Table "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the Operating sections of this specification is not implied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability. Refer also to the STMicroelectronics SURE Program and other relevant quality documents. 2. Depends on range. 3. 100pF through 1500; MIL-STD-883C, 3015.7
Figure 3. Block Diagram
E
G
W
VPP GEN
RESET
CONTROL LOGIC
X DECODE
A6-A14 (Page Address)
ADDRESS LATCH
256K ARRAY
A0-A5
ADDRESS LATCH
Y DECODE
SENSE AND DATA LATCH
I/O BUFFERS
PAGE LOAD TIMER STATUS TOGGLE BIT DATA POLLING
AI01697
DQ0-DQ7
3/21
M28256
Table 3. Operating Modes (1)
Mode Read Write Standby / Write Inhibit Write Inhibit Write Inhibit Output Disable
Notes: 1. X = VIH or VIL.
E VIL VIL VIH X X X
G VIL VIH X X VIL VIH
W VIH VIL X VIH X X
DQ0 - DQ7 Data Out Data In Hi-Z Data Out or Hi-Z Data Out or Hi-Z Hi-Z
DESCRIPTION (Cont'd) The devices offer fast access time with low power dissipation and requires a 5V or 3V power supply. The circuit has been designed to offer a flexible microcontroller interface featuring both hardware and software handshaking with Data Polling and Toggle Bit and access to a status register. The devices support a 64 byte page write operation. A Software Data Protection (SDP) is also possible using the standard JEDEC algorithm. PIN DESCRIPTION Addresses (A0-A14). The address inputs select an 8-bit memory location during a read or write operation. Chip Enable (E). The chip enable input must be low to enable all read/write operations.When Chip Enable is high, power consumption is reduced. Output Enable (G). The Output Enable input controls the data output buffers and is used to initiate read operations. Data In/ Out (DQ0- DQ7). Data is written to or read from the memory through the I/O pins. Write Enable (W). The Write Enable input controls the writing of data to the memory. OPERATIONS Write Protection In order to prevent data corruption and inadvertent write operations; an internal VCC comparatorinhibits Write operations if VCC is below VWI (see Table 7 andTable 9).Access to the memoryin write mode is allowed after a power-up as specified in Table 7 and Table 9.
Read The device is accessed like a static RAM. When E and G are low with W high, the data addressed is presented on the I/O pins. The I/O pins are high impedance when either G or E is high. Write Write operations are initiated when both W and E are low and G is high.The device supports both E and W controlled write cycles. The Address is latched by the falling edge of E or W which ever occurs last and the Data on the rising edge of E or W which ever occurs first. Once initiated the write operation is internally timed until completion and the status of the Data Polling and the Toggle Bit functions on DQ7 and DQ6 is controlled accordingly. Page Write Page write allows up to 64 bytes within the same page to be consecutively latched into the memory prior to initiating a programming cycle. All bytes must be located in a single page address, that is A14-A6 must be the same for all bytes; if not, the Page Write instruction is not executed. The page write can be initiated by any byte write operation. A page write is composed of successive Write instructions which have to be sequenced with a specific period of time between two consecutive Write instructions, period of time which has to be smaller than the tWHWH value (see Table 12 and Table 13). If this period of time exceeds the tWHWH value, the internal programmingcycle will start. Once initiated the write operation is internally timed until completion and the status of the Data Polling and the Toggle Bit functions on DQ7 and DQ6 is controlled accordingly.
4/21
M28256
Status Register The devices provide several Write operation status flags that can be used to minimize the application write time. These signals are available on the I/O port bits during programming cycle only. Data Polling bit (DQ7). During the internal write cycle, any attempt to read the last byte written will produce on DQ7 the complementary value of the previously latched bit. Once the write cycle is finished the true logic value appears on DQ7 in the read cycle. Toggle bit (DQ6). The devices offer another way for determining when the internal write cycle is completed. During the internal Erase/Write cycle, DQ6 will toggle from "0" to "1" and "1" to "0" (the first read value is "0") on subsequent attempts to read any byte of the memory. When the internal cycle is completed the toggling will stop and the data read on DQ7-DQ0 is the addressed memory byte. The device is now accessible for a new Read or Write operation. Page Load TimerStatus bit(DQ5). Duringa Page Write instruction, the devices expect to receive the stream of data with a minimum period of time between each data byte. This period of time (tWHWH) is defined by the on-chip Page Load timer which running/overflow status is available on DQ5. DQ5 Low indicates that the timer is running, DQ5 High indicates the time-out after which the internal write cycle will start. Figure 4. Status Bit Assignment
DQ7 DQ6 DQ5 DQ4 DQ3 DQ2 DQ1 DQ0 DP TB PLTS X X X X X
DP = Data Polling TB = Toggle Bit PLTS = Page Load Timer Status
Software Data Protection The devices offer a software controlled write protection facility that allows the user to inhibit all write modes to the device. This can be useful in protecting the memory from inadvertent write cycles that may occur due to uncontrolledbus conditions. The devices are shipped as standardin the "unprotected" state meaning that the memory contents can be changed as required by the user. After the Software Data Protection enable algorithm is issued, the device enters the "Protect Mode" of operation where no further write commands have any effect on the memory contents. The devices remain in this mode until a valid Software Data Protection (SDP) disable sequence is received whereby the device reverts to its "unprotected" state. The Software Data Protection is fully non-volatile and is not changed by power on/off sequences. To enable the Software Data Protection (SDP) the device requires the user to write (with a Page Write addressing three specific data bytes to three specific memorylocations,each location in a different page) as per Figure 6. Similarly to disable the Software Data Protection the user has to write specific data bytes into six different locations as per Figure 5 (with a Page Write adressing different bytes in different pages). This complexseries ensures that the userwill never enable or disable the Software Data Protection accidentally. To write into the devices when SDP is set, the sequence shown in Figure 6 must be used. This sequence provides an unlock key to enable the write action, and at the same time SDP continues to be set. An extension to this is where SDP is required to be set, and data is to be written. Using the same sequence as above, the data can be written and SDP is set at the same time, giving both these actions in the same Write cycle (tWC).
5/21
M28256
Figure 5. Software Data Protection Enable Algorithm and Memory Write
SDP Set SDP not Set
WRITE AAh in Address 5555h Page Write Instruction
WRITE AAh in Address 5555h
WRITE 55h in Address 2AAAh Page Write Instruction
WRITE 55h in Address 2AAAh
WRITE A0h in Address 5555h
WRITE A0h in Address 5555h WRITE is enabled WRITE Data to be Written in any Address
SDP is set
SDP ENABLE ALGORITHM
Write in Memory
Write Data + SDP Set after tWC
AI01698B
Figure 6. Software Data Protection Disable Algorithm
WRITE AAh in Address 5555h
WRITE 55h in Address 2AAAh
Page Write Instruction
WRITE 80h in Address 5555h
WRITE AAh in Address 5555h
WRITE 55h in Address 2AAAh
WRITE 20h in Address 5555h
Unprotected State after tWC (Write Cycle time)
AI01699B
6/21
M28256
Table 4. AC Measurement Conditions
Input Rise and Fall Times Input Pulse Voltages (M28256) Input Pulse Voltages (M28256-W) Input and Output Timing Ref. Voltages (M28256) Input and Output Timing Ref. Voltages (M28256-W) 20ns 0.4V to 2.4V 0V to V CC -0.3V 0.8V to 2.0V 0.5 VCC
Figure 7. AC Testing Input Output Waveforms
4.5V to 5.5V Operating Voltage 2.4V 2.0V 0.8V
Figure 8. AC Testing Equivalent Load Circuit
0.4V
IOL DEVICE UNDER TEST IOH CL = 100pF OUT
2.7V to 3.6V Operating Voltage VCC - 0.3V 0.5 VCC 0V
AI02101B
CL includes JIG capacitance
AI02102B
Table 5. Capacitance (1) (TA = 25 C, f = 1 MHz )
Symbol CIN C OUT Parameter Input Capacitance Output Capacitance Test Condition VIN = 0V VOUT = 0V Min Max 6 12 Unit pF pF
Note: 1. Sampled only, not 100% tested.
Table 6. Read Mode DC Characteristics for M28256 (TA = 0 to 70C or -40 to 85C; VCC = 4.5V to 5.5V)
Symbol ILI ILO ICC
(1)
Parameter Input Leakage Current Output Leakage Current Supply Current (TTL inputs) Supply Current (CMOS inputs)
Test Condition 0V VIN VCC 0V VIN VCC E = VIL, G = VIL , f = 5 MHz E = VIL, G = VIL , f = 5 MHz E = VIH E > VCC -0.3V
Min
Max 10 10 30 25 1 100
Unit A A mA mA mA A V V V
ICC1 ICC2
(1) (1)
Supply Current (Standby) TTL Supply Current (Standby) CMOS Input Low Voltage Input High Voltage Output Low Voltage Output High Voltage
VIL VIH VOL VOH
- 0.3 2 IOL = 2.1 mA IOH = -400 A 2.4
0.8 VCC + 0.5 0.4
Note: 1. All I/O's open circuit.
7/21
M28256
Table 7. Power Up Timing for M28256 (1) (TA = 0 to 70C or -40 to 85C; VCC = 4.5V to 5.5V)
Symbol tPUR tPUW VWI Parameter Time Delay to Read Operation Time Delay to Write Operation (once VCC VWI) Write Inhibit Threshold 3.0 Min Max 1 5 4.2 Unit s ms V
Note: 1. Sampled only, not 100% tested.
Table 8. Read Mode DC Characteristics for M28256-W (TA = 0 to 70C or -40 to 85C; VCC = 2.7V to 3.6V)
Symbol ILI ILO ICC ICC2
(1)
Parameter Input Leakage Current Output Leakage Current Supply Current (CMOS inputs) Supply Current (Standby) CMOS Input Low Voltage Input High Voltage Output Low Voltage Output High Voltage
Test Condition 0V VIN VCC 0V VIN VCC E = VIL, G = VIL, f = 5 MHz, V CC = 3.3V E = VIL, G = VIL, f = 5 MHz, V CC = 3.6V
Min
Max 10 10 15 15 20
Unit A A mA mA A V V V V
(1)
E > VCC -0.3V - 0.3 2 IOL = 2.1 mA IOH = -400 A 0.8 VCC
VIL VIH VOL VOH
0.6 VCC + 0.5 0.2 VCC
Note: 1. All I/O's open circuit.
Table 9. Power Up Timing for M28256-W (1) (TA = 0 to 70C or -40 to 85C; VCC = 2.7V to 3.6V)
Symbol tPUR tPUW VWI Parameter Time Delay to Read Operation Time Delay to Write Operation (once VCC VWI) Write Inhibit Threshold 1.5 Min Max 1 10 2.5 Unit s ms V
Note: 1. Sampled only, not 100% tested.
8/21
M28256
Table 10. Read Mode AC Characteristics (TA = 0 to 70C or -40 to 85C; VCC = 4.5V to 5.5V)
M28256 Symbol Alt Parameter Test Condition -90 min max tAVQV tELQV tGLQV tEHQZ (1) tGHQZ (1) tAXQX tACC tCE tOE tDF tDF tOH Address Valid to Output Valid Chip Enable Low to Output Valid Output Enable Low to Output Valid Chip Enable High to Output Hi-Z Output Enable High to Output Hi-Z Address Transition to Output Transition E = VIL, G = VIL G = VIL E = VIL G = VIL E = VIL E = VIL, G = VIL 0 0 0 90 90 40 40 40 0 0 0 -12 -15 -20 min max 200 200 50 0 0 0 50 50 ns ns ns ns ns ns Unit
min max min max 120 120 45 45 45 0 0 0 150 150 50 50 50
Note: 1. Output Hi-Z is defined as the point at which data is no longer driven.
Table 11. Read Mode AC Characteristics (TA = 0 to 70C or -40 to 85C; VCC = 2.7V to 3.6V)
M28256-W Symbol Alt Parameter Test Condition -12 min max tAVQV tELQV tGLQV tEHQZ
(1)
-15
-20
-25 min max 250 250 100 0 0 0 60 60
Unit
min max min max 150 150 70 0 0 0 50 50 0 0 0 200 200 80 55 55
tACC tCE tOE tDF tDF tOH
Address Valid to Output Valid Chip Enable Low to Output Valid Output Enable Low to Output Valid Chip Enable High to Output Hi-Z Output Enable High to Output Hi-Z Address Transition to Output Transition
E = VIL, G = VIL G = VIL E = VIL G = VIL E = VIL E = VIL, G = VIL 0 0 0
120 120 45 45 45
ns ns ns ns ns ns
tGHQZ (1) tAXQX
Note: 1. Output Hi-Z is defined as the point at which data is no longer driven.
9/21
M28256
Table 12. Write Mode AC Characteristics (TA = 0 to 70C or -40 to 85C; VCC = 4.5V to 5.5V)
Symbol Alt Parameter Test Condition M28256 Min tAVWL tAVEL tELWL tGHWL tGHEL tWLEL tWLAX tELAX tWLDV tELDV tELEH tWHEH tWHGL tEHGL tEHWH tWHDX tEHDX tWHWL tWLWH tWHWH tWHRH tEL, tWL tDVWH tDVEH tDS tDS tAS tAS tCES tOES tOES tWES tAH tAH tDV tDV tWP tCEH tOEH tOEH tWEH tDH tDH tWPH tWP tBLC tWC Address Valid to Write Enable Low Address Valid to Chip Enable Low Chip Enable Low to Write Enable Low Output Enable High to Write Enable Low Output Enable High to Chip Enable Low Write Enable Low to Chip Enable Low Write Enable Low to Address Transition Chip Enable Low to Address Transition Write Enable Low to Input Valid Chip Enable Low to Input Valid Chip Enable Low to Chip Enable High Write Enable High to Chip Enable High Write Enable High to Output Enable Low Chip Enable High to Output Enable Low Chip Enable High to Write Enable High Write Enable High to Input Transition Chip Enable High to Input Transition Write Enable High to Write Enable Low Write Enable Low to Write Enable High Byte Load Repeat Cycle Time Write Cycle Time E or W Input Filter Pulse Width Data Valid before Write Enable High Data Valid before Chip Enable High Note 1 10 50 50 E = VIL, G = VIH G = VIH, W = VIL 50 0 0 0 0 0 0 100 50 0.15 150 5 E = VIL, G = VIH G = VIH, W = VIL G = VIH E = VIL W = VIL G = VIH 0 0 0 0 0 0 50 50 1 1 Max ns ns ns ns ns ns ns ns s s ns ns ns ns ns ns ns ns ns s ms ns ns ns Unit
Note: 1. Characterized only but not tested in production.
10/21
M28256
Table 13. Write Mode AC Characteristics (TA = 0 to 70C or -40 to 85C; VCC = 2.7V to 3.6V)
Symbol Alt Parameter Test Condition M28256-W Min tAVWL tAVEL tELWL tGHWL tGHEL tWLEL tWLAX tELAX tWLDV tELDV tELEH tWHEH tWHGL tEHGL tEHWH tWHDX tEHDX tWHWL tWLWH tWHWH tWHRH tEL, tWL tDVWH tDVEH tDS tDS tAS tAS tCES tOES tOES tWES tAH tAH tDV tDV tWP tCEH tOEH tOEH tWEH tDH tDH tWPH tWP tBLC tWC Address Valid to Write Enable Low Address Valid to Chip Enable Low Chip Enable Low to Write Enable Low Output Enable High to Write Enable Low Output Enable High to Chip Enable Low Write Enable Low to Chip Enable Low Write Enable Low to Address Transition Chip Enable Low to Address Transition Write Enable Low to Input Valid Chip Enable Low to Input Valid Chip Enable Low to Chip Enable High Write Enable High to Chip Enable High Write Enable High to Output Enable Low Chip Enable High to Output Enable Low Chip Enable High to Write Enable High Write Enable High to Input Transition Chip Enable High to Input Transition Write Enable High to Write Enable Low Write Enable Low to Write Enable High Byte Load Repeat Cycle Time Write Cycle Time E or W Input Filter Pulse Width Data Valid before Write Enable High Data Valid before Chip Enable High Note 1 10 50 50 E = VIL, G = VIH G = VIH, W = VIL 100 0 0 0 0 0 0 100 100 0.2 150 5 E = VIL, G = VIH G = VIH, W = VIL G = VIH E = VIL W = VIL G = VIH 0 0 0 0 0 0 70 70 1 1 Max ns ns ns ns ns ns ns ns s s ns ns ns ns ns ns ns ns ns s ms ns ns ns Unit
Note: 1. Characterized only but not tested in production.
11/21
M28256
Figure 9. Read Mode AC Waveforms
A0-A14 tAVQV E tGLQV G tELQV DQ0-DQ7
VALID tAXQX
tEHQZ
tGHQZ DATA OUT Hi-Z
AI01700
Note: Write Enable (W) = High.
Figure 10. Write Mode AC Waveforms - Write Enable Controlled
A0-A14 tAVWL E tELWL G tGHWL W
VALID tWLAX
tWHEH
tWLWH
tWHGL
tWLDV DQ0-DQ7 DATA IN tDVWH
tWHWL
tWHDX
AI01701
12/21
M28256
Figure 11. Write Mode AC Waveforms - Chip Enable Controlled
A0-A14 tAVEL E tGHEL G tWLEL W
VALID tELAX
tELEH
tEHGL
tELDV DQ0-DQ7 DATA IN tDVEH tEHDX
tEHWH
AI01702
Figure 12. Page Write Mode AC Waveforms - Write Enable Controlled
A0-A14
Addr 0
Addr 1
Addr 2
Addr n
E
G tWHWL W tWLWH DQ0-DQ7 Byte 0 Byte 1 tWHWH Byte 2 tWHWH Byte n tWHRH
DQ5
Byte n
AI01703B
13/21
M28256
Figure 13. Software Protected Write Cycle Waveforms
G
E tWLWH W tAVEL A0-A5 tWHDX A6-A14 5555h tDVWH DQ0-DQ7 AAh 55h A0h Byte 0 Byte 62 Byte 63
AI01704
tWHWL
tWHWH
tWLAX Byte Address
2AAAh
5555h
Page Address
Note: A6 through A14 must specify the same page address during each high to low transition of W (or E) after the software code has been entered. G must be high only when W and E are both low.
Figure 14. Data Polling Waveform Sequence
A0-A14
Address of the last byte of the Page Write instruction
E
G
W
DQ7 DQ7 DQ7 DQ7 DQ7 DQ7
LAST WRITE
INTERNAL WRITE SEQUENCE
READY
AI01705
14/21
M28256
Figure 15. Toggle Bit Waveform Sequence
A0-A14
E
G
W
DQ6
(1) DQ6 DQ6
LAST WRITE
TOGGLE INTERNAL WRITE SEQUENCE
READY
AI01706
Note: 1. First Toggle bit is forced to '0'.
15/21
M28256
ORDERING INFORMATION SCHEME
Example:
M28256 - 15
W
KA 6
T
Speed 90 12 15 20 25 (2)
(1)
Operating Voltage blank W 4.5V to 5.5V 2.7V to 3.6V
Package BS PDIP28 KA PLCC32 MS SO28 300 mils NS TSOP28 8 x 13.4mm
Temperature Range 1
(3)
Option T Tape & Reel Packing
90ns 120ns 150ns 200ns 250ns
0 to 70 C -40 to 85 C
6
Notes: 1. Not available for "W" operating voltage. 2. Available for "W" operating voltage only. 3. Temperature Range on request only.
Devices are shipped from the factory with the memory content set at all "1's" (FFh). For a list of available options (Speed, Package, etc...) or for further informationon any aspect of this device, please contact the STMicroelectronics Sales Office nearest to you.
16/21
M28256
PDIP28 - 28 pin Plastic DIP, 600 mils width
Symb Typ A A1 A2 B B1 C D D2 E E1 e1 eA eB L S N 2.54 14.99 33.02 15.24 1.52 mm Min - 0.38 3.56 0.38 - 0.20 36.83 - - 13.59 - - 15.24 3.18 1.78 0 28 Max 5.08 - 4.06 0.51 - 0.30 37.34 - - 13.84 - - 17.78 3.43 2.08 10 0.100 0.590 1.300 0.600 0.060 Typ inches Min - 0.015 0.140 0.015 - 0.008 1.450 - - 0.535 - - 0.600 0.125 0.070 0 28 Max 0.200 - 0.160 0.020 - 0.012 1.470 - - 0.545 - - 0.700 0.135 0.082 10
A2 A1 B1 B D2 D S
N
A L eA eB C
e1
E1
1
E
PDIP
Drawing is not to scale.
17/21
M28256
PLCC32 - 32 lead Plastic Leaded Chip Carrier, rectangular
Symb Typ A A1 A2 B B1 D D1 D2 E E1 E2 e F R N Nd Ne 0.89 1.27 mm Min 2.54 1.52 - 0.33 0.66 12.32 11.35 9.91 14.86 13.89 12.45 - 0.00 - 32 7 9 Max 3.56 2.41 0.38 0.53 0.81 12.57 11.56 10.92 15.11 14.10 13.46 - 0.25 - 0.035 0.050 Typ inches Min 0.100 0.060 - 0.013 0.026 0.485 0.447 0.390 0.585 0.547 0.490 - 0.000 - 32 7 9 Max 0.140 0.095 0.015 0.021 0.032 0.495 0.455 0.430 0.595 0.555 0.530 - 0.010 -
D D1
1N
A1 A2
B1
Ne
E1 E
F 0.51 (.020)
D2/E2 B
e
1.14 (.045)
Nd
A R CP
PLCC
Drawing is not to scale.
18/21
M28256
SO28 - 28 lead Plastic Small Outline, 300 mils body width
Symb Typ A A1 B C D E e H L N CP 1.27 mm Min 2.46 0.13 0.35 0.23 17.81 7.42 - 10.16 0.61 0 28 0.10 Max 2.64 0.29 0.48 0.32 18.06 7.59 - 10.41 1.02 8 0.050 Typ inches Min 0.097 0.005 0.014 0.009 0.701 0.292 - 0.400 0.024 0 28 0.004 Max 0.104 0.011 0.019 0.013 0.711 0.299 - 0.410 0.040 8
A2 B e D
A C CP
N
E
1
H A1 L
SO-b
Drawing is not to scale.
19/21
M28256
TSOP28 - 28 lead Plastic Thin Small Outline, 8 x 13.4mm
Symb Typ A A1 A2 B C D D1 E e L N CP 0.55 0.95 0.17 0.10 13.20 11.70 7.90 0.50 0 28 0.10 mm Min Max 1.25 0.20 1.15 0.27 0.21 13.60 11.90 8.10 0.70 5 0.022 0.037 0.007 0.004 0.520 0.461 0.311 0.020 0 28 0.004 Typ inches Min Max 0.049 0.008 0.045 0.011 0.008 0.535 0.469 0.319 0.028 5
A2
22 21
e
28 1
E B
7 8
D1 D
A CP
DIE
C
TSOP-c
Drawing is not to scale.
A1
L
20/21
M28256
Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Spec ifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics. The ST logo is a registered trademark of STMicroelectronics (c) 1999 STMicroelectronics - All Rights Reserved STMicroelectronics GROUP OF COMPANIES Australia - Brazil - Canada - China - France - Germany - Italy - Japan - Korea - Malaysia - Malta - Mexico - Morocco - The Netherlands Singapore - Spain - Sweden - Switzerland - Taiwan - Thailand - United Kingdom - U.S.A. http://www.st.com
21/21

▲Up To Search▲

Price & Availability of M28256

	To Download M28256 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .